A critical stage of a hardware design is the hardware verification phase. The verification phase corresponds to the biggest bottleneck in a hardware design. The VeriSC methodology is a methodology to perform the hardware verification through of functional verification. In this work, we propose a novel improvement in VeriSC methodology data generation using Genetic Algorithms and feedback approach. The proposed algorithm will modify the data generation of this methodology, whose objective is to reduce the verification time and to improve the generated data. A DPCM and two modules of MPEG-DECODER are used as case studies. The results not only show that the proposed approach can achieve functional coverage with good performance, but also show that the execution time is better or similar to the former method used in VeriSC methodology. These results demonstrate the Genetic Algorithm approach explores the search space better than older approach. The data generation performed can also be used in other methodologies without any problem.
I. INTRODUCTION
The IP-core designs are becoming more complex according to the evolution of modern electronics circuits and the junction of the functionalities in devices. The high complexity of these projects usually is related to high probability of errors and increasing the project costs [1] . As a result, the hardware verification has become the major bottleneck in any digital design flow [2] .
The hardware verification is a critical stage because it consumes about 70% of all project resources and 50% of project time. The functional verification performs hardware verification through simulation analyzing if the implemented design is in accordance with the specification [1, 3] . In most cases, the functional verification includes four basic components: the device under verification (DUV); hardware specifications to be developed; a simulation mechanism that will evaluate the DUV in comparison to its set of specifications; and a mechanism to evaluate the confidence level achieved during the functional verification process.
The DUV has to be implemented in Register Transfer Level (RTL) using a hardware description language such as Verilog, SystemC or VHDL. The hardware specification contains all features that the hardware must implement. The simulation is performed by means of a testing environment (called testbench) developed to stimulate DUV functionality and get their respective outputs. The mechanism of evaluation will compare the outputs from DUV with outputs of an ideal model to analyze whether DUV implementation is correct. The hardware specification is crucial for their implementation. Therefore, a good specification and verification can prevent the results to be catastrophic and to lose large amount of money.
The DUV simulation will be finished at the time that all specified functionalities are stimulated. To determine this moment, it is used the Coverage Directed Test Generation (CDG) [1] . The CDG evaluates the progress of the simulation and it reports what features were stimulated and which were not. The coverage allows the quality evaluation of the generated stimuli and to find which features were nonstimulated (called coverage holes).
Some studies [4, 5, 6] have developed new techniques and methodologies to optimize the functional verification to assist complex hardware projects. Genetic Algorithms (GAs) [7] are search techniques based on heuristics that have been used to optimize different problems, including in the hardware field [8] . Finally, some studies have been generated input data for the simulation of functional verification [6, 9, 10] , however these works did not use a feedback approach.
GAs are techniques based on the theory of evolution, introduced by Charles Darwin. The algorithm has several solutions that are evaluated and selected according to the function that describes the problem in order to create and improve new solutions. A cycle is formed where current solutions generate new solutions until they were good enough to solve the problem. This moment is called stopping criteria and it is determined by the programmer when the coverage is achieved and the solutions are satisfactory [7] .
This work proposes an implementation of Genetic Algorithm to generate optimized data in in VeriSC methodology and it can be generalized to any functional verification methodology. The VeriSC methodology is a functional verification methodology that accepts the generation of a pseudo random data as input. This methodology proposes the developer to create the testbench before the conclusion of the DUV implementation. The VeriSC methodology can also reuse its own elements to implement the testbenches, to perform a self-test to reveal errors in the testbenches [2] .
Therefore, the main goal of this paper is to present a new approach in data generation with development of a feedback characteristic in VeriSC methodology. The data generation will be accomplished by Genetic Algorithm instead of using pseudo random data generation, in order to improve the generated stimuli of functional verification. This improvement allows to bias the stimuli in order to fit the functional coverage specified. This algorithm is integrated in VeriSC methodology and it allows to analyze the variation of responses generated comparing the functional coverage results of new approach with the old approach.
The data generation performed by Genetic Algorithm are implemented in C++ language using two selection methods with different characteristics (roulette-wheel and tournament methods) and two different data structures (vector and linked list), to analyze the impact of static and dynamic structures in time of verification phase. The experimental results will show that the improvements of the verification rate as a function of time and a statistical analysis in the verification time.
The remainder of this paper is organized as follows: the GA concepts will be introduced in Section 2; Section 3 presents the basic descriptions about VeriSC methodology; the methodology used is discussed in Section 4; Section 5 presents the experimental results; and the work is concluded in Section 6.
II. GENETIC ALGORITHMS
Genetic Algorithms are search techniques directed by random search [7] . These algorithms were introduced by John Holland in the 1960s and they are based on the theory of evolution by natural selection.
These algorithms have a set of solutions that will be evaluated by objective function, to select the best solutions. These solutions will be modified by genetic operators through the reproduction and mutation, generating new solutions which must be better than its precursors. The generation of new solutions is finalized when the goal of the algorithm is achieved, called a stopping criterion [7] . Fig. 1 shows a flowchart that describes the steps of a classic GA. In the GA, their concepts are similar to Biology field. Each gene correspond to a variable and the set of genes composes problems solutions. A solution corresponds to an individual and, consequently, the set of individuals integrate a population. Each individual will be evaluated by a fitness function, which indicates how good the individual is to solve the problem in question. Then, the selection method will choose which individuals will be part of the population of individual parents, that is, the individuals that will generate new individuals.
Genetic operators can act in these selected individuals allowing recombination and mutation in their genes. Probabilistically, the new population will be better solutions than the previous one. Then, in the new population it is imposed a new evaluation by the fitness function, method of selection and genetic operators, generating a cycle. This cycle will be repeated until stopping criteria are satisfied [7] .
III. VERISC METHODOLOGY
The VeriSC methodology is a functional verification methodology which allows the generation of parts of the testbench automatically before the DUV implementation. Thus, this methodology enables the development of the verification phase before or in parallel with the development of the DUV. It means that when the implementation of the DUV finishes, the testbench is already under development or also will be finished [2] . The architecture of the VeriSC methodology is shown in Fig. 2 . The VeriSC methodology testbench is composed of five blocks: Source, TDriver(s), TMonitor(s), Reference Model (RM) and Checker. The main function of testbench is to generate stimuli and send them to DUV and RM, capture their outputs and compare the two outputs in order to define if they are equivalent or not [2] .
The Source is responsible for generating data in Transaction Level (TL) and providing it to the simulation. The TDriver receives the data generated, transforms them to data in Signal Level (SL) and send them to the DUV. The amount of TDriver blocks varies according to the amount of input interfaces in DUV, described in the specification phase. There will be a block for each interface.
The TMonitor is responsible for receiving the outputs from DUV and turn them back into data to TL. The amount of TMonitor blocks also varies according to the number of DUV output interfaces, similar to TDriver.
The RM implements the ideal function, that is the golden model of the hardware to be developed [2] . The responses generated by RM are the correct answers that will be sent to the Checker, so the RM implementation has to be error free. The Checker is responsible for receiving two outputs (one from DUV and other from RM) and compare them. If both answers are identical, the DUV implementation is correct, that is, the DUV is implemented according to its specification; otherwise, the DUV is not correctly, meaning that there are errors in its implementation.
The VeriSC methodology is implemented in SystemC hardware description language. The SystemC language has a hardware design verification library called SystemC Verification Library (SCV). The SCV library is responsible to generate data in VeriSC methodology. The SCV implements random data generation, therefore the VeriSC methodology generate pseudo-random data to achieve the functional coverage [2] .
The functional coverage is the criterion used to define the functional verification. The functional coverage is implemented by BVE library (Brazil-IP Verification Extension) [2] . This library has components (BVE_COVER Bucket) to measure the simulation progress and to determines the moment when the simulation has to be finalized. The conditions that describe the functional coverage (stop criterion) are stored in variables called buckets. Therefore, buckets determine when all stop criterion are achieved and when the simulation will be finalized.
The VeriSC methodology is a methodology that allows the testbench implementation regardless of the DUV implementation, which both can be performed in parallel. The methodology defines steps to be followed in order to assist the verification engineer to create an environment free from faults and errors. The libraries (SCV and BVE) are used in verification generating stimuli and analyzing functional coverage. The verification simulation will be finalized in the moment when all coverage criteria are satisfied.
IV. GENETIC ALGORITHMS APPLIED TO VERISC METHODOLOGY
Genetic Algorithms are search algorithms that use probabilistic transition rules (not deterministic rules) and provides a search from a set of points (not a single point) [11] . Therefore, GAs can optimize the stimuli generation during the functional verification phase of the VeriSC methodology.
One essential characteristic of the VeriSC methodology is that the testbench can be generated automatically using the eTBc (Easy TestBench Creator) tool, that is, all modules that composes VeriSC methodology are generated automatically and quickly. Then, it is important that the enhancement proposed in this work interfere the minimum as possible in VeriSC methodology to avoid losing its improvements. Fig. 3 shows the VeriSC methodology modules after the addition of a new component and functionalities to data generation. The algorithm was developed was into Source module because this module is responsible to generate and send the stimuli to MR and DUV. The feedback signal was interconnected between Checker and Source modules. The amount of feedback signals will be depending of the amount of data structures that will be evaluated by fitness function of GA, that is, if GA will evaluate three data structures, then three feedback signals have to be inserted starting from Checker module going to Source module.
The data who will be sent through the feedback signal will be sent from Checker, even if new data are generated in RM or in TMonitor module. This configuration solves possible corruption problems in sending data and also solves synchronization problems that can exist during the verification phase. The data to be sent over the feedback signal has to be those that will be analyzed by fitness function. The Source module has a new functionality. Besides generate initial data, this module has to receive the feedback signals, analyses them and generate better data to improve the verification phase. The GA is implemented in the Source module and it is responsible to enhance the set of stimuli every cycle.
The GA implementation was developed in C programming language because of the communication between C and SystemC languages. The C language contributed to the implementation at a high level, allowing abstraction of GA features. Algorithm 1 shows a pseudocode of the GA implementation in the VeriSC methodology. Source send data to RM and DUV; 5 RM and DUV process the data; 6 Checker get responses to stimuli; 7 Checker analyze the buckets conditions; The chromosomes were implemented in vector structure and linked list structure. In static structure implementation, each vector corresponds to an individual and each position corresponds to a gene. In dynamic structure each gene corresponds to a cell and the list corresponds to an individual. These structures were used because they differ in the manner that data will be stored in the memory and because their characteristics can be used to solve different problems. Fig. 4 illustrates the two types of genes implemented with a dashed line defining each gene. The vector was firstly implemented because its simplicity and because it allows to implement all GA features. However, this structure can compromise data generation if occur one of these two conditions:
• Whether the number of genes that each chromosome will have can not be determined before starting the simulation;
• Whether the individuals chromosomes in a population have a different number of genes.
Therefore, this paper also used the linked list data structure to resolve these possible problems.
The chromosome representation depends of data types that were declared in the device specification phase. This algorithm was developed to work with any type of representation, instead of always transform the data into binary representation. Fig. 5 shows two different populations using the implemented data structures.
(a) Implemented chromosomes using vector;
(b) Implemented chromosomes using linked list. The fitness function of this algorithm is defined by the conditions present in buckets. The buckets describe the coverage criteria for each experiment and these criteria will be evaluated by fitness function. This function evaluates if the functional coverage variables are in accordance with the coverage criteria described in the specifications. These data must be sent from Checker to the Source through the feedback signal. The generic fitness function in the proposed algorithm is showed on equation below:
, where fit is the sum of all cases that satisfy the conditions present in all buckets, , ( ) is the fitness function of bucket and the condition , is the population (input data) that will be evaluated by fitness function and , is the weight of bucket and condition . The index defines the bucket that will be verified, with range of 1 to , and the index defines the condition of bucket that is evaluated, with range of 1 to .
If the data satisfy the coverage criteria, then the functional coverage will increase. On the other hand, the functional coverage will not be modified if the data do not meet the coverage function conditions. The weights are used in the fitness function of buckets ( ) to assist the verification when they have conditions more difficult to satisfy.
The first position in vector structure contains the fitness value of individual, while in the linked list structure, the fitness value was inserted in an auxiliary array. Fig. 6 shows these two structures with fitness value.
(a) Data structure using vector;
(b) Data structure using linked list. The selection methods used were the roulette-wheel and the tournament. These two methods were chosen due to differences in the algorithm convergence. The first method has high probability of convergence, whereas the second has low probability of convergence.
The genetic operators used were recombination and mutation operators. The crossover operator which has a high probability of occurrence (70% -90%) selects two individuals to be the parents, determined by the selection method and combine their genetic material generating two new individuals. After the new individuals generation, there is a chance of their genes being modified randomly by the mutation operator (1% -10%). A new population are created and then its individuals are submitted to this cycle until that the solutions satisfy the stopping criteria specified.
V. EXPERIMENTAL RESULTS
The experiments were developed using the SystemC and C++ language in operating system Linux (Ubuntu).
The experimental results were obtained using the new approach to data generation in VeriSC methodology in three experiments: DPCM project and two modules of an MPEG-4 decoder [12] . The MPEG design used was a Simple Profile Level 0 with two external memories. It was manufactured using a 25 MHz working frequency and it has 22.7 mm at a 0.35 μm CMOS 4ML technology and it has a die of 49 mm comprising 48.095 gates. Fig. 7 describes the MPEG-4 decoder and the modules used [12] . These MPEG-4 modules were developed by Brazil IP group [12] . The data synchronization between modules was performed using FIFO (First-In, First-Out) data structure, which ensure the correct order of transmitted data.
A. Differential Pulse-Code Modulation
The Differential Pulse-Code Modulation (DPCM) [13] is a procedure used to convert a given analog signal into a digital signal. The analog signal is used as DPCM data entry, generating a digital signal as output. The analog signal must be sampled and inserted into the input device. The DPCM calculates the difference between the amount received and the predicted value, in which the received value corresponds to the analog signal inserted into data entry; whereas the predicted value stores the resulting value of previous calculation. The predicted value is initialized with zero value.
The DPCM has two data structures: sat_audio and audio. The structure audio corresponds to input data to be processed by the module and only has a variable called sample. The structure sat_audio defines the module output data, i.e., data resulting from processing applied on the input data. The sat_audio has a variable, which is also called sample.
The buckets measure the simulation progress using events, collected directly from simulation that has being executed. In this case three buckets were used in this experiment. These buckets are responsible to store the functional coverage conditions. They are located in the following modules: TDriver, RM and TMonitor. Table I shows the buckets, their variables and desired values and the repetitions quantity needed to achieve functional coverage. The DPCM fitness function is described in Eq. 2.
There are three buckets (N=3), two conditions (M=2) for buckets 1 and 2 and one condition (M=1) for bucket 3. The function , is defined with the conditions describe in Table I . In this experiment the weights are equal, that is, the conditions were not hard to reach.
The implemented GA parameters have been standardized in this experiment. The values were chosen arbitrarily to analyze which value has better response to this experiment.
The cases have the following values:  Case 1: number of individuals: 100; number of genes: 100; recombination probability: 90%; mutation probability: 5%.  Case 2: number of individuals: 50; number of genes: 50; recombination probability: 90%; mutation probability: 5%.  Case 3: number of individuals: 120; number of genes: 120; recombination probability: 90%; mutation probability: 5%.  Case 4: number of individuals: 100; number of genes: 100; recombination probability: 70%; mutation probability: 10%. Five repetitions were performed for each case and obtained its mean. Each case was executed the parents selection with roulette and tournament methods. The best results for each data structure and selection method are shown in Fig. 8 , together with the values obtained by SCV library. Fig.8 The best cases with the two structure and selection method comparing with SCV library in DPCM module. Fig. 9 shows the functional coverage rate of the best cases of vector and list structures by comparing with SCV library. The time reduction is noted because the vector and list structure finalized around 1,000.00 ms whereas SCV library finalized with 3,806.88 ms. The best structure implemented was Case 3 with list structure and roulette selection method. The mean value obtained in Case 3 was 1,029.10 ms whereas the value obtained for SCV was 3,806.88 ms. The percentage of time reduction due to GA and feedback approach was 72.97%, that is reduction of 2,777.78 ms in time. The condition in bucket 3 is easy to achieve and it almost does not appear in Fig. 8 .
B. Decoding Coefficient for Discrete Cosine Transform Module
The Decoding Coefficient for Discrete Cosine Transform (DCDCT) module uses the DCT transformation to recover the encoded data of a video already encoded and turn them into an array of coefficients for that the image can be reconstructed.
The module has one input data and one output data. It receives a data structure defined as rlc and returns a data structure defined as coeff. The input data structure contains three values integers responsible for assisting the reconstruction of encoded data. The output structure is generated after applying the DCT transform on the input structure reconstructing the output matrix coefficients. In this module, four buckets were described to perform the functional verification [12] . The buckets, variables and conditions are described in Table II. The variable level indicates the value of the pixel and the variable run defines the number of coefficients with values equal to 0 before the value of variable level. The last coefficient of the matrix is defined by the variable last [12] .
This module has a special characteristic that the number of genes from each individual is defined according to the variable last. In the moment when the variable last is equal to 1, it is defined the last gene of the individual and the last coefficient of the matrix. This fact does not allow that vector structure to be used to generate data because the size of chromosomes is undefined at simulation beginning [12] . Besides, the variable last determines when it is the last matrix coefficient, the variable run also influences in determination of last matrix coefficient. If data generator has generated coefficients enough to fill a block (which maximum block size is equal to 32) the variable last receives the final block value (last equal to 1) [12] .
The DCDCT fitness function is describe in Eq. 3. fit = , ( ) ⋅ , + , ( ) ⋅ , + , ( )
There are four buckets (N=4), two conditions (M=2) for buckets 1 and 2, five conditions (M=5) for bucket 3 and six condition (M=6) for bucket 4. The function , is defined with the conditions describe in Table II . In this experiment the weight of bucket 1 and condition 1 ( , ) is higher than the others because the condition last = 1 is hard to achieve.
The implemented GA parameters have been standardized. The maximum number of genes is equal to 32, so the initial number of genes chosen corresponds to maximum block size. The chromosome size will variate from 1 until 32 in this simulation. Therefore, the cases values were chosen varying the number of individuals and the genetic operators which have the maximum quantity of genes initially. The following cases are presented below:
 Case 1: number of individuals: 100; number of genes: 32; recombination probability: 90%; mutation probability: 5%.  Case 2: number of individuals: 150; number of genes: 32; recombination probability: 90%; mutation probability: 5%.  Case 3: number of individuals: 300; number of genes: 32; recombination probability: 90%; mutation probability: 5%.  Case 4: number of individuals: 300; number of genes: 32; recombination probability: 70%; mutation probability: 1%.  Case 5: Number of individuals: 300; number of genes: 32; recombination probability: 70%; mutation probability: 10%. The average time was analyzed in five executions for all cases. Fig. 10 presents the two best cases with roulette and tournament selection compared with values obtained by the SCV library. The best case was Case 1 with tournament selection. The bucket 2 presented the lowest coverage time in GA best case, whereas it has the highest coverage time in SCV library. The remaining buckets in these two cases had similar coverage times. Fig. 11 shows the functional coverage rate of the best list case comparing with SCV library. The best case reduced 49.09 s (11.05%) compared with SCV library and it was obtained in implementation of linked list and Case 1 parameters. Three GA cases can be used to generate data which it will has lower coverage times comparing with SCV library.
C. Inverse Scan Module
The Inverse Scan (IS) module receives one-dimensional input data generated by DCDCT module which are converted into a structure two-dimensional [12] .
This module has three data structures in data entry: conf_si, direction and coeffs; and a data output: coeffs. The conf_si and direction data structures have the variables which are responsible for determining which scan and prediction mode will be used in the conversion of one-dimensional structure. The coeffs structure stores the values of the one-dimensional structure data to be processed in twodimensional structure. The generated two-dimensional structure is stored in output structure coeffs. Four buckets were used for functional verification of this module. The buckets and their variables are shown in Table III . The IS fitness function is described in Eq. 4. fit = , ( ) ⋅ , + , ( ) ⋅ , + , ( )
There are four buckets (N=4), two conditions (M=2) for buckets 1, 2 and 3 and five conditions (M=5) for bucket 4. The function , is defined with the conditions described in Table III . In this experiment the weight of bucket 3 and condition 1 ( , ) is higher than the others because the condition intra = 0 is hard to reach.
The IS module data generation was performed using the two data structures (vector and linked list). The two implementations have been realized, however this experiment has a large amount of input data to be generated requiring different approach from those approach used in other experiments analyzed.
The GA implementation using the vector data structure will have sixty-seven genes, that is sixty-seven positions of each vector are required to store variables of an individual and the Fitness Value (FV). Therefore, in this structure the population will have a number of genes as a fixed parameter.
The GA implementation with linked list will not have the number of genes as a fixed parameter, whereas this parameter was developed with different characteristics comparing with vector structure. This was necessary because each list corresponds to a gene and each gene stores the three data structures (conf_si, direction and coeffs).
The main difference between the two GA implementations occurs because of the following fact: firstly, a gene is a numeric value; secondly, a gene corresponds to the set of three data structures (conf_si, direction and coeffs). Fig. 12 exemplifies both types of chromosomes realized by the two GA implementations. Therefore, the implemented cases for the two data structures are different due the characteristic presented. The GA parameters for vector are contained between 1-4 cases and the linked list parameters comprise the cases 5-8. The parameters have the following values:
 Case 1: number of individuals: 100; number of genes: 67; recombination probability: 90%; mutation probability: 5%.  Case 2: number of individuals: 50; number of genes: 67; recombination probability: 90%; mutation probability: 5%.  Case 3: number of individuals: 100; number of genes: 67; recombination probability: 70%; mutation probability: 10%.  Case 4: number of individuals: 50; number of genes: 67; recombination probability: 70%; mutation probability: 10%.  Case 5: number of individuals: 100; number of genes: 100; recombination probability: 90%; mutation probability: 5%.  Case 6: number of individuals: 50; number of genes: 50; recombination probability: 90%; mutation probability: 5%.  Case 7: number of individuals: 50; number of genes: 10; recombination probability: 70%; mutation probability: 10%.  Case 8: number of individuals: 10; number of genes: 10; recombination probability: 90%; mutation probability: 5%. The implementation with linked list prioritizes the variation of number of genes because this parameter influences directly GA processing time. If the number of genes is very high, the GA will behave as a random algorithm.
For each case were performed five repetitions in this experiment. The best results of each GA case and the data generation performed by SCV library are shown in Fig. 13 . Fig.13 The best cases with the two structure and selection method comparing with SCV library in IS module. Fig. 13 shows that the coverage of bucket 3 is difficult to reach for all cases because the simulation time finalized approximately at the same time. The best cases with vector structure present the better response to coverage function, however the conditions in bucket 1 and bucket 2 harmed the condition in bucket 3 (intra equals to 0) and its performance.
Due to bucket 3, the best case was Case 5 with list structure and tournament selection with verification time equals to 1,073.40 s. The SCV library had a verification time equals to 1,086.47 s. Fig. 14 shows the functional coverage rate of best cases using vector and list comparing the coverage rate with SCV library. In IS module two cases that uses GA had the lowest scan time when it is compared to the generation performed by SCV library. The best GA case was Case 5 which reduced 13.06 s, that corresponds to 1.20% of reduction on verification time compared to that which used SCV library.
Table IV presents a statistical analysis of the results obtained by the three experiments. It contains the best cases for each data structure, with exception of the DCDCT module. The statistical analysis contains the mean, variance and standard deviation calculated in relation to the five simulations performed for all cases. In DPCM module Case 3, implemented with the list structure and the roulette method, presented the lowest values of mean, variance and standard deviation. These values confirm the result obtained by Figs. 8 and 9 . Therefore, the roulette method converged quickly to a local solution, that it was influenced by the good initial individuals obtaining the low values of variance and standard deviation.
In DCDCT module, the definition of the number of individuals influenced in variance and standard deviation comparing the two best cases. In this module a selection method with greater individuals variability provided a lower verification time. Case 1 was the best case analyzing mean, variance and standard deviation, confirming the results obtained by Figs. 10 and 11 .
In IS module, the variations in the number of genes in list structure not obtained a good verification time despite the verification time close to time obtained by the vector. The large number of genes in Case 5 harmed it in terms of variance and standard deviation demonstrating that this case is impossible to be used. The result obtained with vector structure in Case 2 has the lowest values of mean, variance and standard deviation proving to be the best data generation for IS module.
VI. CONCLUSIONS
In this work a new approach of data generation was presented and discussed for the functional verification in order to generate optimized data. It resulted in a lower functional verification time achieved in all experiments than when was used the data generation already implemented.
The algorithm proposed was implemented with two data structures and two selection methods. These two representations allowed three kinds of problems to be solved: 1) an input to an output; 2) an input to multiple outputs; 3) multiple inputs to an output. The selection methods dealt with high convergence rate with roulette-wheel method and medium convergence rate with tournament method.
The new data generation with GA was included in the VeriSC methodology and in three experiments implemented by Brazil IP group. In all experiments the GA implementation reached 100% of functional coverage and reduced the verification time comparing with the verification time of experiments implemented with the SCV library. The results were satisfactory because the verification time reduction was, respectively, 72.97%, 11.05% and 1.20% for DPCM, DCDCT and IS experiments.
The data generation using GA and feedback approach reduced the verification time in VeriSC methodology. In this new approach it is possible to reduce the verification time and the hardware development time. The data generated by GA used for verification are different making a robust verification and increasing the device reliability. Finally, the algorithm proposed can be implemented in any other functional verification methodology and can be used in big projects like MPEG-4 decoder.
